Transmission Line
Abstract: models 4956 inductance
Text: Document 341 -1 Transmission Line Model These transmission line models accurately simulate the frequency-dependent behavior of Coilcraft surface mount “Spring” air core inductors within the frequency limits shown in the accompanying table for each individual
|
Original
|
|
PDF
|
Transmission Line
Abstract: models CoilCraft 104
Text: TRANSMISSION LINE MODEL Transmission Line Model 350RAT, 394RAT These transmission line models accurately simulate the frequency-dependent behavior of Coilcraft surface mount “Spring” air core inductors within the frequency limits shown in the accompanying table for each individual
|
Original
|
350RAT,
394RAT
341CP-2
Transmission Line
models
CoilCraft 104
|
PDF
|
21K400
Abstract: 21J23 21E31 1210 1420 1680 2040 21A16
Text: 13402 SOUTH 71 HIGHWAY GRANDVIEW, MO 64030 E-mail: torotel@sound.net 816 761-6314 FAX (816) 763-2278 PART NUMBER ½LI2 ( µJ ) "L" NO DC ( µ H) DCR MAX. (Ω) DCI MAX. (Amps) "L" WITH DCI (µH) TEST LEVEL (VRMS) 5% 10% 20% 30% 40% 50% DCI (Amps) FOR % DECREASE IN "L"
|
Original
|
21A10
21A17
164-32UNC
21K400
21J23
21E31
1210 1420 1680 2040
21A16
|
PDF
|
112-40UNC
Abstract: 21D10 29388 torotel 21A1 21A3 21R2 Torotel Products
Text: 620 NORTH LINDENWOOD, OLATHE, KANSAS 66062 www.torotelproducts.com 913 747-6111 FAX (913) 747-6110 PART NUMBER ½LI2 ( J) "L" NO DC (μH) DCR MAX. (Ω) DCI MAX. (Amps) "L" WITH DCI (μH) TEST LEVEL (VRMS) 5% 10% 20% 30% 40% 50% DCI (Amps) FOR % DECREASE IN "L"
|
Original
|
21A10
21A17
112-40UNC
21D10
29388
torotel
21A1
21A3
21R2
Torotel Products
|
PDF
|
dvi schematic
Abstract: S-PQFP-G100 Package powerPAD layout
Text: TFP403 TI PanelBus DIGITAL RECEIVER SLDS125 – DECEMBER 2000 D D D D D D D Supports UXGA Resolution Output Pixel Rates up to 165 MHz Digital Visual Interface (DVI 1.0) Specification Compliant1 Pin-for-Pin Compatible With TFP501 for Simple Upgrade Path to HDCP2
|
Original
|
TFP403
SLDS125
TFP501
dvi schematic
S-PQFP-G100 Package powerPAD layout
|
PDF
|
100-PIN
Abstract: TFP101 TFP101A TFP101APZP TFP101PZP HSYNC, VSYNC, DE, input, output
Text: TFP101, TFP101A TI PanelBus DIGITAL RECEIVER SLDS119A - MARCH 2000 – REVISED JUNE 2000 D D D D D D D Supports XGA Resolution Output Pixel Rates Up to 86 MHz Digital Visual Interface (DVI) Specification Compliant1 True-Color, 24 Bit/Pixel, 16.7M Colors at 1
|
Original
|
TFP101,
TFP101A
SLDS119A
TFP101A
100-PIN
TFP101
TFP101APZP
TFP101PZP
HSYNC, VSYNC, DE, input, output
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TFP403 TI PanelBus DIGITAL RECEIVER SLDS125A − DECEMBER 2000 − REVISED OCTOBER 2002 D Supports UXGA Resolution Output Pixel D D D D D D 4x Over-Sampling for Reduced Bit-Error Rates up to 165 MHz Digital Visual Interface (DVI 1.0) Specification Compliant1
|
Original
|
TFP403
SLDS125A
TFP501
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TFP403 TI PanelBus DIGITAL RECEIVER SLDS125A − DECEMBER 2000 − REVISED OCTOBER 2002 D Supports UXGA Resolution Output Pixel D D D D D D 4x Over-Sampling for Reduced Bit-Error Rates up to 165 MHz Digital Visual Interface (DVI 1.0) Specification Compliant1
|
Original
|
TFP403
SLDS125A
TFP501
|
PDF
|
TFP401
Abstract: 401A TFP401A TFP401APZP TFP401PZP 100-PIN HSYNC, VSYNC, DE, input, output
Text: TFP401, TFP401A TI PanelBus DIGITAL RECEIVER SLDS120A - MARCH 2000 – REVISED JUNE 2000 D D D D D D D Supports UXGA Resolution Output Pixel Rates Up to 165 MHz Digital Visual Interface (DVI) Specification Compliant1 True-Color, 24 Bit/Pixel, 16.7M Colors at
|
Original
|
TFP401,
TFP401A
SLDS120A
TFP401A
TFP401
401A
TFP401APZP
TFP401PZP
100-PIN
HSYNC, VSYNC, DE, input, output
|
PDF
|
100-PIN
Abstract: TFP101 TFP101A TFP101APZP TFP101PZP CIRCUIT DIAGRAM OF 9 INCH TFT MONITOR
Text: TFP101, TFP101A TI PanelBus DIGITAL RECEIVER SLDS119A - MARCH 2000 – REVISED JUNE 2000 D Supports XGA Resolution D D D D D D Reduced Power Consumption – 1.8 V Core Output Pixel Rates Up to 86 MHz Digital Visual Interface (DVI) Specification Compliant1
|
Original
|
TFP101,
TFP101A
SLDS119A
TFP101A
100-PIN
TFP101
TFP101APZP
TFP101PZP
CIRCUIT DIAGRAM OF 9 INCH TFT MONITOR
|
PDF
|
S-PQFP-G100 Package footprint
Abstract: S-PQFP-G100 Package powerPAD layout TFP403 TFP501
Text: TFP403 TI PanelBus DIGITAL RECEIVER SLDS125A – DECEMBER 2000 – REVISED OCTOBER 2002 D Supports UXGA Resolution Output Pixel D D D D D D 4x Over-Sampling for Reduced Bit-Error Rates up to 165 MHz Digital Visual Interface (DVI 1.0) Specification Compliant1
|
Original
|
TFP403
SLDS125A
TFP501
S-PQFP-G100 Package footprint
S-PQFP-G100 Package powerPAD layout
TFP403
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TFP403 TI PanelBus DIGITAL RECEIVER SLDS125A − DECEMBER 2000 − REVISED OCTOBER 2002 D Supports UXGA Resolution Output Pixel D D D D D D 4x Over-Sampling for Reduced Bit-Error Rates up to 165 MHz Digital Visual Interface (DVI 1.0) Specification Compliant1
|
Original
|
TFP403
SLDS125A
TFP501
|
PDF
|
100-PIN
Abstract: TFP101 TFP101A TFP101APZP TFP101PZP
Text: TFP101, TFP101A TI PanelBus DIGITAL RECEIVER SLDS119C - MARCH 2000 − REVISED OCTOBER 2003 D Supports XGA Resolution D D D D D D Reduced Power Consumption − 1.8 V Core Output Pixel Rates Up to 86 MHz Digital Visual Interface (DVI) Specification Compliant1
|
Original
|
TFP101,
TFP101A
SLDS119C
TFP101A
100-PIN
TFP101
TFP101APZP
TFP101PZP
|
PDF
|
dvi schematic
Abstract: HSYNC, VSYNC, DE receiver CONTROLLER rx-2 RX-2 -G s tmds receiver 100-PIN TFP201 TFP201A TFP201APZP TFP201PZP
Text: TFP201, TFP201A TI PanelBus DIGITAL RECEIVER SLDS116A - MARCH 2000 – REVISED JUNE 2000 D D D D D D D Supports SXGA Resolution Output Pixel Rates Up to 112 MHz Digital Visual Interface (DVI) Specification Compliant1 True-Color, 24 Bit/Pixel, 16.7M Colors at 1
|
Original
|
TFP201,
TFP201A
SLDS116A
TFP201A
dvi schematic
HSYNC, VSYNC, DE
receiver CONTROLLER rx-2
RX-2 -G s
tmds receiver
100-PIN
TFP201
TFP201APZP
TFP201PZP
|
PDF
|
|
|
Hsync Vsync separate
Abstract: No abstract text available
Text: TFP101, TFP101A TI PanelBus DIGITAL RECEIVER SLDS119B - MARCH 2000 – REVISED JANUARY 2003 D D D D D D D Supports XGA Resolution Output Pixel Rates Up to 86 MHz Digital Visual Interface (DVI) Specification Compliant1 True-Color, 24 Bit/Pixel, 16.7M Colors at 1
|
Original
|
TFP101,
TFP101A
SLDS119B
Hsync Vsync separate
|
PDF
|
TFP201A
Abstract: TFP201APZP TFP201PZP 100-PIN TFP201 Hsync Vsync decoder HSYNC, VSYNC, DE, input, output
Text: TFP201, TFP201A TI PanelBus DIGITAL RECEIVER SLDS116A - MARCH 2000 – REVISED JUNE 2000 D D D D D D D Supports SXGA Resolution Output Pixel Rates Up to 112 MHz Digital Visual Interface (DVI) Specification Compliant1 True-Color, 24 Bit/Pixel, 16.7M Colors at 1
|
Original
|
TFP201,
TFP201A
SLDS116A
TFP201A
TFP201APZP
TFP201PZP
100-PIN
TFP201
Hsync Vsync decoder
HSYNC, VSYNC, DE, input, output
|
PDF
|
S-PQFP-G100 Package footprint
Abstract: S-PQFP-G100 Package powerPAD layout RX-2 -G s S-PQFP-G100 Package powerPAD 100-PIN TFP201 TFP201A TFP201APZP TFP201PZP 0.18-um CMOS Flash technology
Text: TFP201, TFP201A TI PanelBus DIGITAL RECEIVER SLDS116A - MARCH 2000 – REVISED JUNE 2000 D Supports SXGA Resolution D D D D D D Reduced Power Consumption – 1.8 V Core Output Pixel Rates Up to 112 MHz Digital Visual Interface (DVI) Specification Compliant1
|
Original
|
TFP201,
TFP201A
SLDS116A
TFP201A
S-PQFP-G100 Package footprint
S-PQFP-G100 Package powerPAD layout
RX-2 -G s
S-PQFP-G100 Package powerPAD
100-PIN
TFP201
TFP201APZP
TFP201PZP
0.18-um CMOS Flash technology
|
PDF
|
TFP401
Abstract: 100-PIN TFP401A TFP401APZP TFP401PZP
Text: TFP401, TFP401A TI PanelBus DIGITAL RECEIVER SLDS120A - MARCH 2000 – REVISED JUNE 2000 D D D D D D D Supports UXGA Resolution Output Pixel Rates Up to 165 MHz Digital Visual Interface (DVI) Specification Compliant1 True-Color, 24 Bit/Pixel, 16.7M Colors at
|
Original
|
TFP401,
TFP401A
SLDS120A
TFP401A
TFP401
100-PIN
TFP401APZP
TFP401PZP
|
PDF
|
dvi schematic
Abstract: RX-2 -G s S-PQFP-G100 Package powerPAD layout TFP403 TFP501
Text: TFP403 TI PanelBus DIGITAL RECEIVER SLDS125 – DECEMBER 2000 D D D D D D D Supports UXGA Resolution Output Pixel Rates up to 165 MHz Digital Visual Interface (DVI 1.0) Specification Compliant1 Pin-for-Pin Compatible With TFP501 for Simple Upgrade Path to HDCP2
|
Original
|
TFP403
SLDS125
TFP501
dvi schematic
RX-2 -G s
S-PQFP-G100 Package powerPAD layout
TFP403
|
PDF
|
receiver CONTROLLER rx-2
Abstract: dvi schematic diode 101a HSYNC, VSYNC, DE RX-2 -G s S-PQFP-G100 Package powerPAD layout TFP101A tft monitor schematic 100-PIN TFP101
Text: TFP101, TFP101A TI PanelBus DIGITAL RECEIVER SLDS119A - MARCH 2000 – REVISED JUNE 2000 D D D D D D D Supports XGA Resolution Output Pixel Rates Up to 86 MHz Digital Visual Interface (DVI) Specification Compliant1 True-Color, 24 Bit/Pixel, 16.7M Colors at 1
|
Original
|
TFP101,
TFP101A
SLDS119A
TFP101A
receiver CONTROLLER rx-2
dvi schematic
diode 101a
HSYNC, VSYNC, DE
RX-2 -G s
S-PQFP-G100 Package powerPAD layout
tft monitor schematic
100-PIN
TFP101
|
PDF
|
100-PIN
Abstract: TFP201 TFP201A TFP201APZP TFP201PZP
Text: TFP201, TFP201A TI PanelBus DIGITAL RECEIVER SLDS116A - MARCH 2000 – REVISED JUNE 2000 D Supports SXGA Resolution D D D D D D Reduced Power Consumption – 1.8 V Core Output Pixel Rates Up to 112 MHz Digital Visual Interface (DVI) Specification Compliant1
|
Original
|
TFP201,
TFP201A
SLDS116A
TFP201A
100-PIN
TFP201
TFP201APZP
TFP201PZP
|
PDF
|
S-PQFP-G100 Package footprint
Abstract: No abstract text available
Text: TFP403 TI PanelBus DIGITAL RECEIVER SLDS125A – DECEMBER 2000 – REVISED OCTOBER 2002 D D D D D D D Supports UXGA Resolution Output Pixel Rates up to 165 MHz Digital Visual Interface (DVI 1.0) Specification Compliant1 Pin-for-Pin Compatible With TFP501 for
|
Original
|
TFP403
SLDS125A
TFP501
S-PQFP-G100 Package footprint
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TFP403 TI PanelBus DIGITAL RECEIVER SLDS125A − DECEMBER 2000 − REVISED OCTOBER 2002 D Supports UXGA Resolution Output Pixel D D D D D D 4x Over-Sampling for Reduced Bit-Error Rates up to 165 MHz Digital Visual Interface (DVI 1.0) Specification Compliant1
|
Original
|
TFP403
SLDS125A
TFP501
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 77w Optimum Chofcv 300 RED SCHOOL LANE industriesT / c. PART NUMBER YzLI2 JJJ < " NO L" DC pH ) DCI MAX. DCR MAX. ( Q) ( A m p s) "L” W ITH DCI ( p H ) PHILLIPSBURG, N.J. 08865 TEST LEVEL ( VRMS ) DCI 5 0 .0 0 4 *2 1 A 1 .6 428 1 .6 0 .0 0 3 5 6 .5
|
OCR Scan
|
138-32UNC
|
PDF
|
