Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    27BITS Search Results

    27BITS Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: LVDS Interface ICs 27bit LVDS Transmitter BU90T81 ●General Description The BU90T81 transmitter operates from 20MHz to 112MHz wide clock range, and 27bits data of parallel LVCMOS level inputs R/G/B24bits and VSYNC,HSYNC,DE are converted to four channels of LVDS data stream. Data is


    Original
    27bit BU90T81 BU90T81 20MHz 112MHz 27bits R/G/B24bits 24bits PDF

    Untitled

    Abstract: No abstract text available
    Text: LVDS Interface ICs 27bit LVDS Transmitter BU90T81 ●General Description The BU90T81 transmitter operates from 20MHz to 112MHz wide clock range, and 27bits data of parallel LVCMOS level inputs R/G/B24bits and VSYNC,HSYNC,DE are converted to four channels of LVDS data stream. Data is


    Original
    27bit BU90T81 BU90T81 20MHz 112MHz 27bits R/G/B24bits 24bits PDF

    BU90T81

    Abstract: No abstract text available
    Text: BU90T81 LVDS Interface ICs 27bit LVDS Transmitter BU90T81 ●General Description The BU90T81 transmitter operates from 20MHz to 112MHz wide clock range, and 27bits data of parallel LVCMOS level inputs R/G/B24bits and VSYNC,HSYNC,DE are converted to four channels of LVDS data stream. Data is


    Original
    BU90T81 27bit BU90T81 20MHz 112MHz 27bits R/G/B24bits PDF

    Untitled

    Abstract: No abstract text available
    Text: M64893AGP SERIAL INPUT PLL FREQUENCY SYNTHES IZER FOR TV/VCR REJ03F0008-0100Z Rev.1.00 Jul.25.2003 Description The M64093FP is a semiconductor integrated circuit consisting of PLL frequency synthesizer for TV/VCR using BiCMOS process. It contains prescaler with operating up to. 1.0 GHz, 4 band driver and a tuning amplifier for direct


    Original
    M64893AGP REJ03F0008-0100Z M64093FP PDF

    Untitled

    Abstract: No abstract text available
    Text: BUS-MATCHING BIDIRECTIONAL FIFO 512 x 1 8 -B IT -1024 x 9-BIT 1024 x 18-BIT - 2048 x 9-BIT Integrated D evice Technology, Inc. IDT72510 IDT72520 FEATURES: DESCRIPTION: • Two side-by-side FIFO memory arrays for bidirectional data transfers • 512 x 18-Bit - 1024 x 9-Bit IDT72510


    OCR Scan
    18-BIT IDT72510 IDT72520 IDT72510) IDT72520) 18-to-9-bit, 36-to-9-bit, PDF

    audio spectrum analyzer led display

    Abstract: EP7209 ARM720T CL-PS6700 CS43L41 CS53L32 matrix keyboard usb encoder mp3 player one chip Cirrus ,ARM720T core digital audio player
    Text: EP7209 EP7209 Product Bulletin FEATURES • Audio decoder system-on-chip Ultra-Low-Power Audio Decoder System-on-Chip — Allows for support of multiple audio decompression algorithms — Supports MPEG 1, 2, & 2.5 layer 3 audio decoding, including ISO compliant MPEG 1 & 2 layer 3 support for


    Original
    EP7209 EP7209 DS453PP2 CS43L41 CS53L32 EP7209-Based audio spectrum analyzer led display ARM720T CL-PS6700 CS53L32 matrix keyboard usb encoder mp3 player one chip Cirrus ,ARM720T core digital audio player PDF

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI ICS TV M64892AFP/GP SERIAL INPUT PLL FREQUENCY SYNTHESIZER FOR TV/VCR DESCRIPTION PIN CONFIGURATION (TOP VIEW) The M64892 is a semiconductor integrated circuit consisting of PLL frequency synthesizer for TV/VCR using Bip process. It contains the prescaler with operating up to 1.0GHz, 4 band drivers


    Original
    M64892AFP/GP M64892 16P2S-A 16P2Z-A 1000p M5493X 1000pF PDF

    DS90UR906

    Abstract: DS90UR906Q AEC-Q100 DS90UR905Q RGB888
    Text: DS90UR905Q/DS90UR906Q 5 - 65 MHz 24-bit Color FPD-Link II Serializer and Deserializer General Description Features The DS90UR905Q/906Q chipset translates a parallel RGB Video Interface into a high-speed serialized interface over a single pair. This serial bus scheme greatly eases system design by eliminating skew problems between clock and data,


    Original
    DS90UR905Q/DS90UR906Q 24-bit DS90UR905Q/906Q DS90UR905Q DS90UR906 DS90UR906Q AEC-Q100 RGB888 PDF

    Pulse Divider ICs

    Abstract: M64898GP dc-dc power supply 3 terminal 4mhz crystal oscillator PC power supply CIRCUIT diagram 15bs4
    Text: MITSUBISHI ICs TV M64898GP PLL FREQUENCY SYNTHESIZER WITH DC-DC CONVERTER FOR PC DESCRIPTION PIN CONFIGURATION (TOP VIEW) The M64898GP is a semiconductor integrated circuit consisting of PLL frequency synthesizer for TV/VCR /PC. 1 20 Xin CRYSTAL OSCILLATOR


    Original
    M64898GP M64898GP 1000pF 100pF 680pF Pulse Divider ICs dc-dc power supply 3 terminal 4mhz crystal oscillator PC power supply CIRCUIT diagram 15bs4 PDF

    DS90UR906

    Abstract: DS90UR905 DS90UR906 DS90UR905 DS90UR905Q DS90UR905QSQ I2S serial bus protocol AEC-Q100 DS90UR906Q RGB888 1538t
    Text: DS90UR905Q/DS90UR906Q 5 - 65 MHz 24-bit Color FPD-Link II Serializer and Deserializer General Description Features The DS90UR905Q/906Q chipset translates a parallel RGB Video Interface into a high-speed serialized interface over a single pair. This serial bus scheme greatly eases system design by eliminating skew problems between clock and data,


    Original
    DS90UR905Q/DS90UR906Q 24-bit DS90UR905Q/906Q DS90UR905Q DS90UR906 DS90UR905 DS90UR906 DS90UR905 DS90UR905QSQ I2S serial bus protocol AEC-Q100 DS90UR906Q RGB888 1538t PDF

    DS90UR908Q

    Abstract: AEC-Q100 DS90C241 DS90UR241 DS90UR905Q DS90UR907Q DS99R421 RGB888 LVDS to rgb888
    Text: DS90UR908Q March 30, 2010 5 - 65 MHz 24-bit Color FPD-Link II to FPD-Link Converter General Description Features The DS90UR908Q converts FPD-Link II to FPD Link. It translates a high-speed serialized interface with an embedded clock over a single pair FPD-Link II to four LVDS data/control


    Original
    DS90UR908Q 24-bit DS90UR908Q AEC-Q100 DS90C241 DS90UR241 DS90UR905Q DS90UR907Q DS99R421 RGB888 LVDS to rgb888 PDF

    Untitled

    Abstract: No abstract text available
    Text: DS90UR908Q www.ti.com SNLS317H – SEPTEMBER 2009 – REVISED APRIL 2013 DS90UR908Q 5 - 65 MHz 24-bit Color FPD-Link II to FPD-Link Converter Check for Samples: DS90UR908Q FEATURES DESCRIPTION • The DS90UR908Q converts FPD-Link II to FPD Link. It translates a high-speed serialized interface with an


    Original
    DS90UR908Q SNLS317H DS90UR908Q 24-bit RGB888 PDF

    TB118

    Abstract: interlace parity IDT72510 IDT7252 IDT72520
    Text: BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT - 1024 x 9-BIT 1024 x 18-BIT - 2048 x 9-BIT IDT7251 IDT7252 IDT72510 IDT72520 FEATURES: DESCRIPTION: • Two side-by-side FtFO memory arrays for bidirectional data transfers • 5 1 2 x 1 8 -Bit - 1 0 2 4 x 9 - Bit IDT7251, IDT72510


    OCR Scan
    18-BIT IDT7251 IDT7252 IDT72510 IDT72520 512x18-Bit -1024x9- IDT7251, IDT72510) TB118 interlace parity IDT72520 PDF

    0x9600

    Abstract: No abstract text available
    Text: EP7212 EP7212 Product Bulletin FEATURES High-Performance, Low-Power System-on-Chip with LCD Controller and Digital Audio Interface DAI n ARM720T processor — ARM7TDMI CPU — 8 K-bytes of four-way set-associative cache — MMU with 64-entry TLB (transition look-aside buffer)


    Original
    EP7212 ARM720T 64-entry EP7212 CL-PS6700 RS-232 0x9600 PDF

    laf 0001 for power supply of LCD monitor diagram

    Abstract: laf 0001 LCD monitor diagram laf 0001 power ic laf 0001 PWM Control laf 0001 ic Substitution str g 8656 str 8656 DISPLAY VGA 6448 10.4 EP89712 STR G 8654
    Text: CS89712 High-Performance, Low-Power System-on-Chip with 10BASE-T Ethernet Controller Features – Automatic Padding and CRC Generation l Programmable Receive Features: l ARM720T processor – Early Interrupts for Frame Pre-Processing – Automatic Rejection of Erroneous Packets


    Original
    CS89712 10BASE-T ARM720T 64-entry 100-MHz DS502PP1 laf 0001 for power supply of LCD monitor diagram laf 0001 LCD monitor diagram laf 0001 power ic laf 0001 PWM Control laf 0001 ic Substitution str g 8656 str 8656 DISPLAY VGA 6448 10.4 EP89712 STR G 8654 PDF

    CS4343

    Abstract: EP7209 audio spectrum analyzer led display
    Text: EP7209 Preliminary Product Bulletin FEATURES n Audio decoder system on a chip — Programmable architecture enables support of multiple audio decompression algorithms — Supports MPEG 1, 2, & 2.5 layer 3 audio decoding, including ISO compliant MPEG 1 & 2 layer 3 support for


    Original
    EP7209 ARM720T PB453PP01 CS4343 EP7209 audio spectrum analyzer led display PDF

    Untitled

    Abstract: No abstract text available
    Text: THC63LVD827_Rev.1.00_E THC63LVD827 LOW POWER / SMALL PACKAGE / 24Bit COLOR LVDS TRANSMITTER General Description Features The THC63LVD827 transmitter is designed to support pixel data transmission between Host and Flat Panel Display and Dual Link transmission between Host and


    Original
    THC63LVD827 THC63LVD827 24Bit 1080p/1920x1440 27bits 87MHz, 51bits 609Mbps PDF

    Untitled

    Abstract: No abstract text available
    Text: D S 9 0U R 9 0 5 Q ,D S 9 0U R 9 0 6 Q D S90U R905Q /DS90U R906Q 5 - 65 MHz 24-bit C olor FPD-Link II Serializer and Deserializer T ex a s INSTRUMENTS Literature Number: SNLS313F N a t i o n a l DS90U R905Q/DS90U R906Q Q w S em ico n d u cto r 5 - 6 5 MHz 24-bit Color FPD-Link II Serializer and


    OCR Scan
    R905Q /DS90U R906Q 24-bit SNLS313F DS90U R905Q/DS90U R906Q DS90UR905Q/906Q PDF

    vfd three phase circuit diagram

    Abstract: triplex 957B
    Text: E2C0044-19-84 ¡ Semiconductor ¡ Semiconductor MSM9223 This version: Aug. 1999 MSM9223 27-Bit Duplex/Triplex VFD Controller/Driver with Digital Dimming, ADC and Keyscan GENERAL DESCRIPTION The MSM9223 is a full CMOS controller/driver for Duplex or Triplex vacuum fluorescent


    Original
    E2C0044-19-84 MSM9223 27-Bit MSM9223 27-segment 81-segment vfd three phase circuit diagram triplex 957B PDF

    4Mhz cryStal oscillator

    Abstract: ld 33v M5493X
    Text: MITSUBISHI ICS TV M64893FP/GP SERIAL INPUT PLL FREQUENCY SYNTHESIZER FOR TV/VCR DESCRIPTION PIN CONFIGURATION (TOP VIEW) The M64893 is a semiconductor integrated circuit consisting of PLL frequency synthesizer for TV/VCR using Bip process. It contains the prescaler with operating up to 1.3GHz, 4 band drivers


    Original
    M64893FP/GP M64893 1000p M5493X 1000pF 4Mhz cryStal oscillator ld 33v M5493X PDF

    DS90Ur905

    Abstract: DS90UR906Q DS90UR905QSQ AEC-Q100 DS90UR905Q RGB888 DS90UR905 DS90UR906
    Text: DS90UR905Q/DS90UR906Q March 5, 2010 5 - 65 MHz 24-bit Color FPD-Link II Serializer and Deserializer General Description Features The DS90UR905Q/906Q chipset translates a parallel RGB Video Interface into a high-speed serialized interface over a single pair. This serial bus scheme greatly eases system design by eliminating skew problems between clock and data,


    Original
    DS90UR905Q/DS90UR906Q 24-bit DS90UR905Q/906Q DS90UR905Q 24ational DS90Ur905 DS90UR906Q DS90UR905QSQ AEC-Q100 RGB888 DS90UR905 DS90UR906 PDF

    Untitled

    Abstract: No abstract text available
    Text: BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT - 1024 x 9-BIT 1024 x 18-BIT - 2048 x 9-BIT IDT7251 IDT7252 IDT72510 IDT72520 FEATURES: DESCRIPTION: • Two side-by-side FIFO memory arrays for bidirectional data transfers • 5 1 2 x 1 8 -B it - 1 0 2 4 x 9 - Bit IDT7251, IDT72510


    OCR Scan
    18-BIT IDT7251, IDT72510) IDT7252, IDT72520) 36-to-9-bit, or36-to-18bit IDT7251/510; IDT7252/520. PDF

    PowerVR SGX530

    Abstract: RX13a hamming code-error detection correction 16X104 INVERTER BOARD Asus A6 IR sensor LFN AMBA AXI dma controller designer user guide BA 8416 ROUND ROBIN ARBITRATION AND FIXED PRIORITY SCHEM transistor d 965 al
    Text: Preliminary TMS320DM816x DaVinci Digital Media Processors Technical Reference Manual Literature Number: SPRUGX8 1 March 2011 Preliminary 2 SPRUGX8 – 1 March 2011 Submit Documentation Feedback 2011, Texas Instruments Incorporated Contents . 91


    Original
    TMS320DM816x PowerVR SGX530 RX13a hamming code-error detection correction 16X104 INVERTER BOARD Asus A6 IR sensor LFN AMBA AXI dma controller designer user guide BA 8416 ROUND ROBIN ARBITRATION AND FIXED PRIORITY SCHEM transistor d 965 al PDF

    Untitled

    Abstract: No abstract text available
    Text: 60S1/60S6ZUIV Am29509/L509 1 2 x 1 2 Multiplier Accumulator A D V A N C E D IN F O R M A T IO N • U se s two's complement or unsigned inputs and outputs e Round control e 27-bit product accumulation result - 24-bit product - 3-bit extended product Output register preload


    OCR Scan
    60S1/60S6ZUIV Am29509/L509 27-bit 24-bit Am29509 12-bit 12-bit WFR02900 04986C PDF