Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    10KRESISTOR Search Results

    10KRESISTOR Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    78f1213

    Abstract: flash programmer minicube2 schematic minicube2 circuit schematic 2SB22 HC49US uPD78K0R-IC3 three phase bldc motor drive schematic hex code uPD78F1213 3 terminal mosfet p51 PITTMAN encoder
    Text: User's Manual MC-CPU-78K0RIC3 CPU Daughter Card For use with the Low Voltage Motor Control Starter Kit Document No. U19825EE1V0UM00 Date published June 2009 NEC Electronics 2009 Printed in Germany Legal Notes 2 • The information in this document is current as of May, 2008. The


    Original     		PDF MC-CPU-78K0RIC3 U19825EE1V0UM00 78f1213 flash programmer minicube2 schematic minicube2 circuit schematic 2SB22 HC49US uPD78K0R-IC3 three phase bldc motor drive schematic hex code uPD78F1213 3 terminal mosfet p51 PITTMAN encoder

    uPD78K0R-IE3

    Abstract: flash programmer minicube2 schematic 2SB22 74AHC1G125DBVR HC49US map diagram RPM meter MC-LVKIT-714 mc 741 PITTMAN encoder TI07
    Text: User's Manual MC-CPU-78K0RIE3 CPU Daughter Card For use with the Low Voltage Motor Control Starter Kit Document No. U19824EE1V0UM00 Date published June 2009 NEC Electronics 2009 Printed in Germany Legal Notes 2 • The information in this document is current as of May, 2008. The


    Original     		PDF MC-CPU-78K0RIE3 U19824EE1V0UM00 uPD78K0R-IE3 flash programmer minicube2 schematic 2SB22 74AHC1G125DBVR HC49US map diagram RPM meter MC-LVKIT-714 mc 741 PITTMAN encoder TI07

    NXP SOT-23-5

    Abstract: No abstract text available
    Text: FEATURES AD5544: 16-bit resolution INL of ±1 LSB B Grade AD5554: 14-bit resolution INL of ±0.5 LSB (B Grade) 2 mA full-scale current ± 20%, with VREF = ±10 V 0.9 µs settling time to ±0.1% 12 MHz multiplying bandwidth Midscale glitch of −1 nV-sec


    Original     		PDF AD5544: 16-bit AD5554: 14-bit 28-lead 32-lead 16-/14-Bit AD5544/AD5554 NXP SOT-23-5

    SDIN7DP2-4G

    Abstract: TWL6037 Sandisk eMMC OMAP5432 OMAP5430 SDIN7DP2 IN248 IN255 SN75LVCP412
    Text: OMAP5432 ES2.0 EVM System Reference Manual Texas Instruments Revision 0.4 March 1, 2013 DOC-21163 OMAP5432 ES2.0 EVM System Reference Manual Preface Read This First About This Manual This manual should be used by software and hardware developers of applications based on the


    Original     		PDF OMAP5432 DOC-21163 750-2628-2XX-SCH) EVM5432 750-2628-213-EBOM) SDIN7DP2-4G TWL6037 Sandisk eMMC OMAP5430 SDIN7DP2 IN248 IN255 SN75LVCP412

    SiS 486 schematic

    Abstract: No abstract text available
    Text: Accelerator Series FPGAs - ACT 3 Family Features • Replaces up to twenty 32 macro-cell CPLDs • Up to 10,000 Gate Array Equivalent Gates up to 25,000 equivalent P L IJ Gates • Replaces up to one hundred 20-pin PAL Packages • Highly Predictable Performance with 100% Automatic


    OCR Scan     		PDF 20-Pin A14100 SiS 486 schematic

    RTM 866 - 480

    Abstract: saj 141 OA67 wd 969 ir 40MX04 RTM 866 - 485 kSO 947 262
    Text: 40 Preliminary D ala Sheet -» Revision 1.1 I ntegr ator SeriesFP GAs: 40MX and 42MX Families Features * Deterministic, User-Controllable Timing Via DirectTime Software Tools. High C apacity * MX Diagnostics and Debug Supported by Silicon Explorer. * 2,000 to 52,000 Available Logic Gates


    OCR Scan     		PDF 35-Bit RTM 866 - 480 saj 141 OA67 wd 969 ir 40MX04 RTM 866 - 485 kSO 947 262

    A1010B

    Abstract: A1020B A1010 A1020 DN241 actel a1020b actel a10v20b ACTEL A1010 LL HP A1010-PL
    Text: Æ 9 c t§ Ê • ACT 1 Series FPGAs Features A security fuse may be programmed to disable all further programming and to protect the design from being copied or reverse engineered. P ro d u c t F a m ily P ro file • Replaces up to 50 TTL Packages A 1010B


    OCR Scan     		PDF 20-Pin 84-Pin A1020B A1010B A1010 A1020 DN241 actel a1020b actel a10v20b ACTEL A1010 LL HP A1010-PL

    Untitled

    Abstract: No abstract text available
    Text: ACT 2 Family FPGAs F e a tu re s • Up to 8000 Gate Array Gates 20,000 PLD equivalent gates Datapath Performance at 105 MHz • Replaces up to 200 TTL Packages • Replaces up to eighty 20-Pin PAL Packages Two In-Circuit Diagnostic Probe Pins Support Speed


    OCR Scan     		PDF 20-Pin 16-Bit

    172CQFP

    Abstract: A1225 A1225A A1240 A1240A A1280 A1280A actel a1280a unused pin SV50T actel a1240
    Text: ém cM ACT“ 2 Family FPGAs Features • Up to 8000 Gate Array Gates 20,000 PLD equivalent gates Datapath Performance at 105 MHz • Replaces up to 200 TTL Packages • Replaces up to eighty 20-Pin PAL Packages Two In-Circuit Diagnostic Probe Pins Support Speed


    OCR Scan     		PDF 20-Pin 16-Bit A1225A A1240A A1280A 172CQFP A1225 A1240 A1280 actel a1280a unused pin SV50T actel a1240

    RD212

    Abstract: A1415 A1425 A1425A-3 A1440 A1460 actcl AH25A-3
    Text: Accelerator Series FPGAs - ACT 3 Family Features Replaces up to twenty 32 macro-cell CPLDs • Up to 10,000 Gate Array Equivalent Gates up to 25,000 equivalent PLD Gates Replaces up to one hundred 20-pin PAL Packages Up to 1153 Dedicated Flip-Flops


    OCR Scan     		PDF 20-pin A1415 A1425 A1440 A146o A14100 RD212 A1425A-3 A1460 actcl AH25A-3

    A1010-PL

    Abstract: Microsoft 007 ird
    Text: ACT 1 Series FPGAs Features • 5V and 3.3V Families fully compatible with JEDEC specifications A security fuse may be programmed to disable all further programming and to protect the design from being copied or reverse engineered. • Up to 2000 Gate Array Gates 6000 PLD equivalent gates


    OCR Scan     		PDF 20-Pin 10Kresistor A1020B A1010-PL Microsoft 007 ird

    spw 068

    Abstract: No abstract text available
    Text: Accelerator Series FPGAs - ACT 3 Family F e a tu re s • Replaces up to twenty 32 macro-cell CPLDs • Up to 10,000 Gate Array Equivalent Gates up to 25,000 equivalent PLD Gates • Replaces up to one hundred 20-pin PAL Packages • Highly Predictable Performance with 100% Automatic


    OCR Scan     		PDF 20-Pin 16-bit) A14100 spw 068

    5962-9096504MTA

    Abstract: No abstract text available
    Text: Military Field Programmable Gate Arrays Features A C T 3 Features Highly Predictable Performance with 100 Percent Automatic Placement and Routing • Highest-Performance, Highest-Capacity FPGA Family Device Sizes from 1200 to 10,000 gates up to 25,000 PLD


    OCR Scan     		PDF 1200XL 20-pin Q002707 5962-9096504MTA

    132-PIN CERAMIC PIN GRID ARRAY CPGA

    Abstract: A1280A-PG176B 32200D smd transistor JJ
    Text: = * 4 c t e ml HiRel FPGAs Features 3200DX • Highly Predictable Performance with 100 Percent Automatic Placement and Routing • 100 MHz System Logic Integration • Device Sizes from 1200 to 20,000 gates • Highest Speed FPGA SRAM, up to 2.5 Kbits Configurable


    OCR Scan     		PDF 3200DX 1200XL Low-Pow119 132-PIN CERAMIC PIN GRID ARRAY CPGA A1280A-PG176B 32200D smd transistor JJ

    Untitled

    Abstract: No abstract text available
    Text: RadHard Field Programmable Gate Arrays Features P ro d u c t F am ily P rofile • Guaranteed Total Dose Radiation Capabilit Device • Low Single Event Upset Susceptibility RH1020 RH1280 Capacity • High Dose Rate Survivability 2 ,0 0 0 8 ,0 00 6 ,0 0 0


    OCR Scan     		PDF RH1020 RH1280 M0-90 CQ172 MO-113 D003Sn

    A42MXI6

    Abstract: 1043U 144-40M SKM 181 c ST 1803 DHL 47-16 RD2 diode
    Text: ^ c t e•"—TPl v3.0 40MX and 42MX Families FPGAs F e a tu re s • QML Certification H ig h C a p a c ity • Ceramic Devices Available to DSCC SMD • Single Chip ASIC Alternative E a s e o f In te g r a tio n • 2,000 to 36,000 Available Logic Gates


    OCR Scan     		PDF A42MX36 A42MXI6 1043U 144-40M SKM 181 c ST 1803 DHL 47-16 RD2 diode

    rd8 f01 ad

    Abstract: MOCK
    Text: Æ k ù iil Accelerator Series FPGAs ACT 3 PCI-Compliant Family • HI m*S M F e a tu re s • Up to 10,000 Gate Array Equivalent Gates. • Highly Predictable, Synthesis-Friendly Architecture Supports High-Level Design Methodologies. . Up to 250 MHz On-Chip Performance.


    OCR Scan     		PDF 20-Pin 16-Bit) 10Kresistorlo rd8 f01 ad MOCK