0X00000B3 Search Results
0X00000B3 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
ccd digital image processor
Abstract: P 101 Series Toggle Switch DATASHEET toggle SWITCH integral make AD9920A AD9920 XV21 hxnegloc
|
Original |
12-Bit AD9920A 19-channel 12-bit, 105-ball, AD9920A MO-225 80807-A 105-Ball BC-105-1) ccd digital image processor P 101 Series Toggle Switch DATASHEET toggle SWITCH integral make AD9920 XV21 hxnegloc | |
AD9920A
Abstract: AD9920ABBCZ 0x00000B3 DIODE N7 ad9920
|
Original |
12-Bit AD9920A 19-channel 12-bit, 105-ball, AD9920A 105-Ball BC-105-1) AD9920ABBCZ AD9920ABBCZRL1 0x00000B3 DIODE N7 ad9920 | |
bc128 connections
Abstract: XV18 AD9927 GP01 GP08 black diagram of 4bit by 3bit binary multiplier V7-V15 xv23 XV16
|
Original |
14-Bit AD9927 18-channel 10-bit 14-bit, MO-225 128-Lead BC-128) AD9927BBCZ AD9927BBCZRL1 bc128 connections XV18 AD9927 GP01 GP08 black diagram of 4bit by 3bit binary multiplier V7-V15 xv23 XV16 | |
Contextual Info: 12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator AD9920A FEATURES GENERAL DESCRIPTION Integrated 19-channel V-driver 1.8 V AFETG core 24 programmable vertical clock signals Correlated double sampler CDS with −3 dB, 0 dB, +3 dB, and +6 dB gain |
Original |
12-Bit AD9920A 19-channel 12-bit, 105-ball, AD9920A MO-225 80807-A 105-Ball BC-105-1) | |
1B13BContextual Info: 12-Bit CCD Signal Processor with Precision Timing Generator AD9992 FEATURES GENERAL DESCRIPTION 1.8 V AFETG core Internal LDO regulator and charge pump circuitry Compatibility with 3 V or 1.8 V systems 24 programmable vertical clock outputs Correlated double sampler CDS with −3 dB, 0 dB, |
Original |
12-Bit AD9992 10-bit 12-bit, 105-lead MO-225 BC-105-1) AD9992BBCZ AD9992BBCZRL1 1B13B | |
AD9979
Abstract: 0064000 0x00000B3
|
Original |
14-Bit, AD9979 10-bit 14-bit 48-lead AD9979 CP-48-1) AD9979BCPZ AD9979BCPZRL 0064000 0x00000B3 | |
Contextual Info: 12-Bit CCD Signal Processor with Precision Timing Generator AD9992 FEATURES GENERAL DESCRIPTION 1.8 V AFETG core Internal LDO regulator and charge pump circuitry Compatibility with 3 V or 1.8 V systems 24 programmable vertical clock outputs Correlated double sampler CDS with −3 dB, 0 dB, |
Original |
12-Bit AD9992 10-bit 12-bit, 105-lead MO-225 80807-A BC-105-1) AD9992BBCZ | |
Contextual Info: 14-Bit, CCD Signal Processor with Precision Timing Core AD9979 FEATURES GENERAL DESCRIPTION 1.8 V analog and digital core supply voltage Correlated double sampler CDS with –3 dB, 0 dB, +3 dB, and +6 dB gain 6 dB to 42 dB 10-bit variable gain amplifier (VGA) |
Original |
14-Bit, AD9979 10-bit 14-bit 48-lead AD9979 CP-48-1) AD9979BCPZ AD9979BCPZRL | |
AD9992
Abstract: 0x2624
|
Original |
12-Bit AD9992 10-bit 12-bit, 105-lead MO-225 80807-A BC-105-1) AD9992BBCZ AD9992 0x2624 | |
0x00000B3
Abstract: AD9992
|
Original |
12-Bit AD9992 10-bit 12-bit, 105-lead MO-225 BC-105) AD9992BBCZ AD9992BBCZRL1 0x00000B3 AD9992 | |
0x00000B3
Abstract: CP3P
|
Original |
12-Bit AD9992 10-bit 12-bit, 105-lead MO-225 BC-105) AD9992BBCZ AD9992BBCZRL1 0x00000B3 CP3P | |
Contextual Info: 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator AD9927 FEATURES GENERAL DESCRIPTION Integrated 18-channel V-driver 1.8 V AFETG core Internal LDO regulator and charge pump circuitry Compatibility with 3 V or 1.8 V systems 24 programmable vertical clock signals |
Original |
14-Bit AD9927 18-channel 10-bit 14-bit, MO-225 128-Lead BC-128) AD9927BBCZ AD9927BBCZRL1 |