0.35-UM CMOS STANDARD CELL LIBRARY INVERTER Search Results
0.35-UM CMOS STANDARD CELL LIBRARY INVERTER Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
DE6B3KJ151KB4BE01J | Murata Manufacturing Co Ltd | Safety Standard Certified Lead Type Disc Ceramic Capacitors for Automotive |
![]() |
||
DE6B3KJ471KN4AE01J | Murata Manufacturing Co Ltd | Safety Standard Certified Lead Type Disc Ceramic Capacitors for Automotive |
![]() |
||
DE6E3KJ222MA4B | Murata Manufacturing Co Ltd | Safety Standard Certified Lead Type Disc Ceramic Capacitors for Automotive |
![]() |
||
DE6B3KJ101KN4AE01J | Murata Manufacturing Co Ltd | Safety Standard Certified Lead Type Disc Ceramic Capacitors for Automotive |
![]() |
||
DE6B3KJ471KA4BE01J | Murata Manufacturing Co Ltd | Safety Standard Certified Lead Type Disc Ceramic Capacitors for Automotive |
![]() |
0.35-UM CMOS STANDARD CELL LIBRARY INVERTER Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
transistor bL P09
Abstract: MB625xxx mb62xxxx mb620 transistor phl 218 MB623xxx mb625 MB624xxx N4KD FPT-70P-M
|
OCR Scan |
MB62XXXX MB60XXXX T-160P F160001S-2C 40-LEAD OIP-40P-M U1M1T60 D40008S-1Ç transistor bL P09 MB625xxx mb620 transistor phl 218 MB623xxx mb625 MB624xxx N4KD FPT-70P-M | |
Contextual Info: FU JITSU UHB SERIES 1.5p CMOS GATE ARRAYS MB62XXXX MB60XXXX Septem ber 1988 Edition 1.1 DESCRIPTION The UHB series o f 1 .5-m icron CMOS gate arrays Is a highly Integrated low -pow er, ultra high-speed product fam ily th a t derives its enhanced perform ance and increased user flexibility fro m the use of a system -proven, dual-colum n gate s tru ctu re and 2-layer |
OCR Scan |
MB62XXXX MB60XXXX FPT-160PM01) 40-LEAD DIP-40P-M01) 54JTYP 40006S-1C | |
Contextual Info: Temic MG1 S e m i c o n d u c t o r s MG1 Sea of Gates Series 0.6 Micron CMOS Description The MG1 series is a 0.6 micron, array based, CMOS product family offering a new frontier in integration and speed. Several arrays up to 500k cells cover all system integration needs. The MG1 is manufactured using |
OCR Scan |
BOUT12 | |
design an 8 Bit ALU using VHDL software tools -FP
Abstract: AOI221 atmel 0928 OAI221 MX 0541 or03d1 ECPD07 atmel 0532 8 bit barrel shifter vhdl code AT56K
|
Original |
8051TM 10Kx16-bit design an 8 Bit ALU using VHDL software tools -FP AOI221 atmel 0928 OAI221 MX 0541 or03d1 ECPD07 atmel 0532 8 bit barrel shifter vhdl code AT56K | |
79C90Contextual Info: /T T \ IV II^ n ^ s L ^ G S C 2 0 0 _ S e r ie s 0.35 i CMOS Standard Cell ASICs SEM IC O N D U C TO R Advance Information DS4830 - 3.1 N ovem ber 1998 INTRODUCTION T h e G S C 2 0 0 s ta n d a rd ce ll A S IC fa m ily from M itel Sem iconductor is a standard cell product combining low |
OCR Scan |
DS4830 79C90 | |
CS81
Abstract: CS86 CS86ML CS86MN CS86MZ fujitsu frv fujitsu fr-v fujitsu inverter air
|
Original |
DS06-20209-3Ea CS86MN, CS86MZ, CS86ML) CS81 CS86 CS86ML CS86MN CS86MZ fujitsu frv fujitsu fr-v fujitsu inverter air | |
SC472
Abstract: CG21103 CG21403 CG21153 mbcg CG21303 CG21753 Mbcg21153 CG21203 QFP-208 fujitsu
|
OCR Scan |
10Kto 20Kgates, SC472 CG21103 CG21403 CG21153 mbcg CG21303 CG21753 Mbcg21153 CG21203 QFP-208 fujitsu | |
Contextual Info: AUA 53 HARRIS Automated Universal Array Radiation Hardened CM O S/SOS Family December 1990 D escription Features • Radiation Hardened ►Total D o s e .> 1 x 1 0 Rads Si ►Survivability . > 1 x 1 0 12 Rads (Si)/s |
OCR Scan |
||
MG1070Contextual Info: MG1 MG1 Sea of Gates Series 0.6 Micron CMOS Description The MG1 series is a 0.6 micron, array based, CMOS product family offering a new frontier in integration and speed. Several arrays up to 500k cells cover all system integration needs. The MG1 is manufactured using |
Original |
BOUT12 MG1070 | |
atmel 738
Abstract: MG1070 ATMEL 706 MG1001 atmel 829
|
Original |
out12, BOUT12 atmel 738 MG1070 ATMEL 706 MG1001 atmel 829 | |
jtag 14Contextual Info: MG1 0.6 Micron Sea of Gates Introduction The MG1 series is a 0.6 micron, array based, CMOS product family offering a new frontier in integration and speed. Several arrays up to 500k cells cover all system integration needs. The MG1 is manufactured using SCMOS 2/2, a 0.6 micron drawn, 3 metal layers CMOS |
Original |
out12, BOUT12 jtag 14 | |
LCA200K
Abstract: 130 nm CMOS standard cell library 10-JK LEA100K CLDCC LEA200K
|
OCR Scan |
LEA200K 55-micron LCA200K 130 nm CMOS standard cell library 10-JK LEA100K CLDCC | |
Contextual Info: M T C - 2 2 0 0 0 C M O S 0 .7 n Standard Cell Family Services CMOS Family Features • Technology: CMOS 0 .7 m icron, double or triple la y e r m etal digital or m ix e d a n a lo g /d ig ita l processes, featu rin g self aligned tw in tub N an d P w ells, polycide or polysilicon |
OCR Scan |
I08CR 08SCR | |
OAI221
Abstract: inverter tm 0917 OAI21
|
OCR Scan |
||
|
|||
transistor KT 209 MContextual Info: Preliminary IlM lI September 1989 OPEN ASIC DATA SHEET MC GATE ARRAY SERIES 0.8 MICRON SCMOS FEATURES . SUPER CM OS TECHNOLOGY -1 um DRAWN 2 METAL LAYERS . FLEXIBLE I/O CONFIGURATION : INPUT, OUTPUT, THREE-STATE, VCC & VSS . SILICON GATE 0.8 |im EFFECTIVE CHANNEL |
OCR Scan |
||
CE81
Abstract: floor plan for 4 bit adder 722k
|
Original |
DS06-20110-5Ea CE81 floor plan for 4 bit adder 722k | |
B634X
Abstract: lu1414 Standard TTL AOI Dual 2-Wide 2-Input LU18 c17b2 H8E0
|
OCR Scan |
||
USART 6402
Abstract: advantages of master slave jk flip flop verilog code for 8254 timer
|
OCR Scan |
GSC200 USART 6402 advantages of master slave jk flip flop verilog code for 8254 timer | |
MB625xxx
Abstract: MB62xxxx MB625 mb622 MB604XXX C1200UHB MB624xxx C-1200UHB MB603xxx mb622xxx
|
OCR Scan |
MB62XXXX, MB60XXXX MB625xxx MB62xxxx MB625 mb622 MB604XXX C1200UHB MB624xxx C-1200UHB MB603xxx mb622xxx | |
tl 0741
Abstract: 2062 USB adc 809 lpg 889 TAG 8734 ao21 ND2D2 schematic diagram display samsung TAG 8518 sj 2517 transistor
|
Original |
STDL130 tl 0741 2062 USB adc 809 lpg 889 TAG 8734 ao21 ND2D2 schematic diagram display samsung TAG 8518 sj 2517 transistor | |
CS81Contextual Info: FUJITSU MICROELECTRONICS DATA SHEET DS06-20206-5Ea Semicustom CMOS Standard cell CS81 Series • DESCRIPTION The CS81 series 0.18 m CMOS standard cell is a line of highly integrated CMOS ASICs featuring high speed and low power consumption. This series incorporates up to 40 million gates which have a gate delay time of 11 ps, resulting in both integration |
Original |
DS06-20206-5Ea CS81 | |
CDA 10.7 MC 40Contextual Info: fíOv ¿4 m O rder this Data Sheet by H4C D MOTOROLA H4C SERIES SEMICONDUCTOR TECHNICAL DATA Advance Information H4C SERIES CMOS ARRAYS and the CDA™ ARCHITECTURE H IG H PERFORM ANCE T R IP L E LAYER M ETAL The H4C Series is Motorola’s highest performance, sub-micron family of |
OCR Scan |
kl45B 1PHX33006-4 CDA 10.7 MC 40 | |
TRANSISTOR PHL 641
Abstract: MAX1987 2 Input NAND Schmitt Trigger with Open Drain Outp mb62xxxx transistor 1PN M0623 transistor H6C LCC-48C-A01 BO 180 gq102b7
|
OCR Scan |
MB62XXXX MB60XXXX FPT-160P-M01) F160001S-2C 40-LEAD DIP-40P-M01) 090i2 291MAX 100I2 D4000SS-JC TRANSISTOR PHL 641 MAX1987 2 Input NAND Schmitt Trigger with Open Drain Outp transistor 1PN M0623 transistor H6C LCC-48C-A01 BO 180 gq102b7 | |
headland 386
Abstract: transistor zo 607 MA 7S b2211 full subtractor using ic 74138
|
OCR Scan |
LCB300K DB04-000049-00, D-102 I40lg headland 386 transistor zo 607 MA 7S b2211 full subtractor using ic 74138 |