DSAEDA000132822.pdf by Cypress Semiconductor
- CY7C2168KV18, CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
