DSASDKL1000992.pdf by Mosel Vitelic

Partial File Text V54C3256(16/80/40)4V(T/S/B) 256Mbit SDRAM 3.3 VOLT, TSOP II / SOC / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 PRELIMINARY CILETIV LESO M 6 7PC 7 8PC System Frequency (fCK) 166
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSASDKL1000992.pdf preview Download Datasheet