This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Design-For-Test Analysis
of a Buffered SDRAM DIMM
Sri Jandhyala and Adam Ley
SCTA027
Reprinted with permission from Proceedings of International Workshop on Memory Technology, Design and Testi
