DSA0071222.pdf
by Analog Devices
- Data Sheet FEATURES Very small inherent latency variation: <2 DAC clock cycles Proprietary low spurious and distortion design 6-carrier GSM ACLR = 79 dBc at 200 MHz IF SFDR > 85 dBc (bandwidth = 300
- Original
- Yes
- No
- Obsolete
-
Powered by
Findchips
