This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
in t e i 82309 ADDRESS BUS CONTROLLER
Address Decoder DRAM Controller . . . Up to Four Banks of Page Interleaved Memory (Max 16M) Integrated I/O Ports and Registers Low Power CHMOS Technology m 1