This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
H D 14011B
Quadruple 2-input NAND Gate PIN ARRANGEMENT FEA T U R ES
· · · Q uiescent C urrent = 0.5nA typ/pkg @5V Noise Im m unity = 45% o f V d d typ Capable of Driving One Low -pow er S chottky T
