DSA00515054.pdf
by Sony
-
JCDMA
CXG1207AK
CXG1207AKp-Gate HFET
(JCDMA)
VDD1 = VDD2 = 3.5V, VREF = 2.9V
CTL1 = 2.6V, CTL2 = 0.0V (High Power Mode)
CTL1 = 0.0V, CTL2 = 2.6V (Low Power Mode)
0.030cc (4.5mm × 4.
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by