DSA00518244.pdf by PhaseLink

Partial File Text PLL102-15 Low Skew Output Buffer FEATURES · · · · · · · Frequency range 25 ~ 60MHz. Internal phase locked loop will allow spread spec trum modulation on reference clock to pass to the
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSA00518244.pdf preview

Download Datasheet

User Tagged Keywords

buffer DT2 ICS553 PLL102-04 PLL102-15