DSACRA00006484.pdf

Partial File Text LatticeMico Dual-Port On-Chip Memory Controller The LatticeMico dual-port on-chip memory controller provides two slave interfaces to the WISHBONE bus master ports that allow the ports to access the
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSACRA00006484.pdf preview

Download Datasheet

User Tagged Keywords

ICE40 FPGA ICE40 lattice memory controller wishbone