This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Application Note: Virtex-4 FX FPGAs
Single-Event Upset Mitigation Design Flow
for Xilinx FPGA PowerPC Systems
R
XAPP1004 (v1.0) March 14, 2008
Summary
Authors: Greg Miller, Carl Carmic
