DSA00388325.pdf by Xilinx

Partial File Text Application Note: Virtex-II Pro FPGA Family Serial Backplane Interface to a Shared Memory R XAPP648 (v1.1) November 30, 2004 Summary Author: Steve Trynosky This application note uti
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSA00388325.pdf preview

Download Datasheet

User Tagged Keywords

baud rate generator vhdl cyclic redundancy check verilog source FF676 hba "external fifo" LocalLink LVCMOS25 packet PPC405 RAMB16 transmitter vhdl verilog for SRAM 512k word 16bit XAPP648