This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
YA18
2.5 Gb/s Clock
and
Data Recovery Circuit
Data Sheet
Features
Fully balanced, differential
architecture from input to output
Differential CML data input
accepts signals of up to 2.7 G
