DSA00415207.pdf by Logic Design Solutions

Partial File Text M16550 Universal Asynchronous Receiver / Transmitter MACRO Data Sheet Aug. 99 Ver. 2 Features Single-chip synchronous UART in a ORCA 2TA or 3T FPGA Functionally based on the National Semico
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSA00415207.pdf preview

Download Datasheet

User Tagged Keywords

vhdl code for 8 bit parity generator