DSAIH000277363.pdf by Potato Semiconductor

Partial File Text PO74G112A www.potatosemi.com DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP FLOP WITH CLEAR AND PRESET 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: . Patented technology . Speci
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSAIH000277363.pdf preview

Download Datasheet

User Tagged Keywords

JK flip flop IC diagram PO74G112A T flip flop pin configuration