This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
| U | | ( = R O N
M T 4 C 4 0 0 1 J (S ) 1 MEG x 4 DRAM
DRAM
FEATURES
· 1,024-cycle refresh distributed across 16ms (M T4C4001J) or 128ms (M T4C4001J S) · Industry-standard pinout, timing, fun
