This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
CY7C1329
64K x 32 Synchronous-Pipelined Cache RAM
Features
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. All data outputs pass through
output
