DSARS006361.pdf by Global Mixed-Mode Technology

Partial File Text G2992 Global Mixed-mode Technology Inc. 3A DDR Bus Termination Regulator General Description Features The G2992 is a linear regulator designed to meet the JEDEC SSTL-18, SSTL-2 and SSTL-
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSARS006361.pdf preview

Download Datasheet

User Tagged Keywords

2N7002 circuit diagram of ddr ram G2992 G2992F1U jedec MS-012-AA SSTL-18