DSA0031436.pdf by Fairchild Semiconductor

Partial File Text 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 'F112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are i
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSA0031436.pdf preview

Download Datasheet

User Tagged Keywords

74F112 74F112PC 74F112SC 74F112SJ