This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
HY5W2A6C(L/S)F / HY57W2A1620HC(L/S)T
HY5W26CF / HY57W281620HCT
4Banks x 2M x 16bits Synchronous DRAM
Revision History
Revision No.
History
Draft Date
0.3
1. Datasheet separation (Norma
