This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
HY5W2A2(L/S)F-C / HY57W2A3220(L/S)T-C
HY5W22F-C / HY57W283220T-C
4Banks x 1M x 32bits Synchronous DRAM
Revision History
Revision No.
History
Draft Date
0.3
Changed TA, PKG Drawing, O
