DSAH00525008.pdf by Samsung Electronics
- 256Mb Key Features · Double-data-rate architecture; two data transfers per clock cycle · Bidirectional data strobe(DQS) · Four banks operation · Differential clock inputs(CK and CK) · DLL aligns DQ
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
