DSAEDA00028630.pdf by Analog Devices
- 1.8 V, 12-LVDS/24-CMOS Output, Low Power Clock Fanout Buffer ADCLK854 FEATURES FUNCTIONAL BLOCK DIAGRAM 2 selectable differential inputs Selectable LVDS/CMOS outputs Up to 12 LVDS (1.2 GHz)
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
