DSA00144588.pdf
by Zarlink Semiconductor
-
CLR70000
1.0µ (0.8µ L eff) CMOS Gate Arrays
DS3697
ISSUE 2.0
March 1993
Ordering Information
Features
· 1.0µ (0.8µ Leff) twin well, epitaxial CMOS process
· Architecture optimised fo
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by