DSAEDA00029431.pdf by Analog Devices
- FUNCTIONAL BLOCK DIAGRAM FEATURES 170 MSPS maximum conversion rate 500 MHz programmable analog bandwidth 0.5 V to 1.0 V analog input range Less than 450 ps p-p PLL clock jitter at 170 MSPS 3.3
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
