DSAEDA00029431.pdf by Analog Devices

Partial File Text FUNCTIONAL BLOCK DIAGRAM FEATURES 170 MSPS maximum conversion rate 500 MHz programmable analog bandwidth 0.5 V to 1.0 V analog input range Less than 450 ps p-p PLL clock jitter at 170 MSPS 3.3
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSAEDA00029431.pdf preview Download Datasheet