DSAIH000101087.pdf by Not Available

Partial File Text 1 0 K /1 0 K H ECL Logic Pulse Width Control Modules · Triggered by the input's rising edge (input pulse width 5 ns, min.), a pulse of specified width will be generated at the output · · · High-to-lo
Datasheet Type Scan
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSAIH000101087.pdf preview Download Datasheet