DSA0092448.pdf by Zarlink Semiconductor

Partial File Text CLA60000 Series Channel less CMOS Gate Arrays This new family of gate arrays uses many innovative techniques to achieve 110K gates per chip with system clock speeds of up to 70MHz. The combina
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSA0092448.pdf preview

Download Datasheet

User Tagged Keywords

16-LINE TO 4-LINE PRIORITY ENCODERS 4 bit binary multiplier CLA5000 CLA5000 Series CLA60000 MVA50 RAD32D zarlink cla5000 Zarlink gate array

Price & Stock Powered by