DSA00303632.pdf
by Cypress Semiconductor
-
CY7C1328G
PRELIMINARY
4-Mbit (256K x 18) Pipelined DCD Sync SRAM
Functional Description[1]
Features
· Registered inputs and outputs for pipelined operation
· Optimal for performance (Doubl
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by