This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
FIPS 46-3 Standard Compliant
DES
Data Encryption
Standard Core
Encryption/Decryption performed in 16 cycles
(ECB mode)
56 bits of security
For use in FPGA or ASIC designs
Verilog IP Core
