This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Document Number: AN3369
Rev. 5.0, 09/2008
PowerQUICCTM DDR2 SDRAM Controller
Register Setting Considerations
This document expands on the description of the double data
rate (DDR2) memory con
