DSA0098498.pdf by Xilinx

Partial File Text Application - I/O T i m i n g Get the Best Registered I/O Timing Vi rtex-E FPGAs with You can achieve I/O setup times of less than 1.6 ns, and I/O clock-to-out times of less than 3.3 ns, u
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSA0098498.pdf preview Download Datasheet