DSAE0031729.pdf by Cast

Partial File Text Ease of Integration & Performance High clock speed (>250 MHz in 0.18um ASIC technologies) IDCT Low gate count Single clock cycle per sample 2-D Inverse Discrete Cosine Transform Core
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSAE0031729.pdf preview

Download Datasheet

User Tagged Keywords

dct verilog code IDCT design FPGA

Price & Stock Powered by