WM8742GEDS/V datasheet by Cirrus Logic

WM8742GEDS/V Frequently Asked Questions (FAQs)

• What is the recommended power-up sequence for the WM8742?
  The recommended power-up sequence is to apply the analog power supply (VDDA) first, followed by the digital power supply (VDDD). This ensures that the analog circuitry is powered up before the digital circuitry.
• How do I optimize the performance of the WM8742 in terms of jitter?
  To minimize jitter, use a high-quality clock source, keep the clock signal path as short as possible, and use a clock frequency that is a multiple of the sampling frequency. Additionally, use the WM8742's internal clock multiplier to reduce jitter.
• What is the maximum allowed capacitance for the analog input pins?
  The maximum allowed capacitance for the analog input pins is 10nF. Exceeding this value may affect the device's performance and stability.
• Can I use the WM8742 with a separate analog and digital ground plane?
  Yes, it is recommended to use separate analog and digital ground planes to minimize noise coupling and ensure optimal performance. However, ensure that the two ground planes are connected at a single point to prevent ground loops.
• How do I configure the WM8742 for Master Clock mode?
  To configure the WM8742 for Master Clock mode, set the MCLK pin to the desired clock frequency, and set the BCK pin to the desired bit clock frequency. Additionally, set the LRCK pin to the desired left-right clock frequency, and configure the device for Master mode using the SPI interface.