The recommended power-up sequence is to apply VCC first, followed by VREF, and then the digital signals (SCLK, SDIN, and SYNC). This ensures proper initialization of the internal circuitry.
The analog output filter should be designed to have a cutoff frequency of around 100 kHz to 200 kHz to remove high-frequency noise and aliasing. A simple RC filter or a more complex active filter can be used, depending on the specific application requirements.
The maximum allowed input voltage for the analog input pins is VCC + 0.3V. Exceeding this voltage can cause damage to the device.
Clock jitter and skew can be minimized by using a high-quality clock source, such as a crystal oscillator, and ensuring that the clock signal is properly terminated and routed. Additionally, the PCM1702P-K has a built-in clock jitter attenuator that can help reduce the effects of clock jitter.
The recommended layout and routing for the PCM1702P-K involves keeping the analog and digital signals separate, using a solid ground plane, and minimizing the length of the analog input traces. Additionally, the device should be placed close to the analog input sources to reduce noise pickup.
PCM1702P-K datasheet
by Texas Instruments
