The recommended power-on sequence is to apply VCC first, followed by VDD, and then the clock signal. This ensures proper initialization and prevents latch-up or damage to the device.
When using the CDCF5801ADBQ in a system with multiple clock domains, it's essential to ensure that the clock signal is properly synchronized and buffered to prevent clock domain crossing issues. Use a clock buffer or a clock domain crossing circuit to synchronize the clock signal.
The maximum frequency of operation for the CDCF5801ADBQ is 100 MHz. However, the actual operating frequency may be limited by the system's clock distribution, signal integrity, and other factors.
The CDCF5801ADBQ does not have a dedicated reset pin. Instead, you can use the asynchronous reset feature by tying the RST pin to VCC through a resistor and then pulling it low to reset the device.
The recommended termination scheme for the CDCF5801ADBQ's outputs is to use a series resistor (Rs) and a parallel capacitor (Cp) to match the impedance of the transmission line and prevent signal reflections.
CDCF5801ADBQ datasheet
by Texas Instruments
