DSA00163894.pdf by Cypress Semiconductor

Partial File Text FastEdgeTM Series CY2DP314 1 of 2:4 Differential Clock/Data Fanout Buffer Features · Four ECL/PECL differential outputs · One ECL/PECL differential or single-ended inputs (CLKA) · One HSTL differ
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSA00163894.pdf preview Download Datasheet