DSA00163894.pdf
by Cypress Semiconductor
- FastEdgeTM Series CY2DP314 1 of 2:4 Differential Clock/Data Fanout Buffer Features · Four ECL/PECL differential outputs · One ECL/PECL differential or single-ended inputs (CLKA) · One HSTL differ
- Original
- No
- No
- Obsolete
-
Powered by
Findchips
