This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
PRELIMINARY
CY7C1231H
2-Mbit (128K x 18) Flow-Through SRAM with NoBLTM Architecture
Features
ยท Can support up to 133-MHz bus operations with zero wait states -- Data is transferred on every cl
