DSA00164423.pdf by Cypress Semiconductor

Partial File Text PRELIMINARY CY7C1223H 2-Mbit (128K x 18) Pipelined DCD Sync SRAM Features · Registered inputs and outputs for pipelined operation · Optimal for performance (Double-Cycle deselect) -- Depth exp
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSA00164423.pdf preview Download Datasheet