DSA00164667.pdf
by Cypress Semiconductor
- CY2XP304 High-Frequency Programmable PECL Clock Generation Module Features · 40 ps typical peak-peak period jitter at 125 MHz · 30 ps typical output-output skew at 400 MHz · Four low-skew LVPECL
- Original
- No
- No
- Obsolete
-
Powered by
Findchips
