DSA00165020.pdf by Cypress Semiconductor
- CY7C1231H 2-Mbit (128K x 18) Flow-Through SRAM with NoBLTM Architecture Features · Can support up to 133-MHz bus operations with zero wait states -- Data is transferred on every clock · Pin compa
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
