DSA00165534.pdf by Cypress Semiconductor

Partial File Text PRELIMINARY CY7C1263V18 CY7C1265V18 36-Mbit QDRTM-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) Features · Separate Independent Read and Write data ports -- Supports concurrent t
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSA00165534.pdf preview Download Datasheet