DSA00165557.pdf
by Cypress Semiconductor
-
PRELIMINARY
CY7C1543V18 CY7C1545V18
72-Mbit QDRTM-II + SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
Features
ยท Separate Independent Read and Write Data Ports -- Supports concurrent
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by