DSA00165566.pdf by Cypress Semiconductor
- PRELIMINARY CY7C1163V18 CY7C1165V18 18-Mbit QDRTM-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) Features ยท Separate Independent Read and Write data ports -- Supports concurrent t
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
