DSA00165782.pdf by Cypress Semiconductor

Partial File Text PRELIMINARY CY7C1310CV18 CY7C1910CV18 CY7C1312CV18 CY7C1314CV18 18-Mbit QDRTM-II SRAM 2 Word Burst Architecture Features Separate Independent read and write data ports Supports concurrent tra
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSA00165782.pdf preview Download Datasheet